Dear Innovators and Enthusiasts, The FOSSEE team at IIT Bombay warmly invites you to participate in the Scilab Case Study Hackathon, an exciting opportunity to explore innovation and showcase your skills using Scilab. For more details Click here.
No questions yet
2657 visits
Outline:Introduction to Mixed signal simulation Features of NGHDL and VHDL file About Ngspice Digital Model Creator Upload VHDL file in Ngspice digital model creator tab Add and remove multiple dependency files Open full_adder project’s schematic circuit Interfacing analog and digital components Generate Netlist Convert Kicad to Ngspice on the Ngspice Model tab Simulate a mixed signal circuit
Introduction to Mixed signal simulation Features of NGHDL and VHDL file About Ngspice Digital Model Creator Upload VHDL file in Ngspice digital model creator tab Add and remove multiple dependency files Open full_adder project’s schematic circuit Interfacing analog and digital components Generate Netlist Convert Kicad to Ngspice on the Ngspice Model tab Simulate a mixed signal circuit
Show video info
Pre-requisite